TL F –1. Order Number DMQB FMQB DMJ. DMW or DMN. See NS Package Number J16A N16E or W16A. Function Table. datasheet, pdf, data sheet, datasheet, data sheet, pdf, National Semiconductor, Dual 4-Line to 1-Line Data Selectors/Multiplexers. The LSTTL/MSI SN54/74LS is a very high speed Dual 4-Input. Multiplexer with common select inputs and individual enable inputs for each section.

Author: Mauzragore Jukora
Country: Mauritania
Language: English (Spanish)
Genre: Automotive
Published (Last): 12 June 2006
Pages: 295
PDF File Size: 12.91 Mb
ePub File Size: 1.68 Mb
ISBN: 342-7-67661-688-6
Downloads: 17974
Price: Free* [*Free Regsitration Required]
Uploader: Gozahn

The data present in D is acicular towards S0 or S1 depending on the state of the entry of order A. The integrated circuit 74LS dayasheet two demultiplexers with 4 ways.

(PDF) 74153 Datasheet download

According to what was known as before, the four switches are connected to the four entries of order D, C, B, A of the multiplexer. Return to the synopsis. The exit S with for the equation: Thus to use a decoder out of demultiplexer, the entry of validation becomes the input and the entries of the decoder become the entries of ordering of the demultiplexer.

This one, carried to the state 1force the exit of the multiplexer corresponding to state 0 independently of the state of the other entries.

National Semiconductor

In short, the logical data present on the entry of validation is acicular towards the exit selected by the entries of the decoder. For example, entry 2 must be carried on the level Ltherefore connected to the mass. Dynamic page of welcome. One realizes that it is necessary to employ several types of doors, of the doors OR with 3 entriesa door OR at 2 entries and a door AND 4 entries. If integrated logical doors are used, one obtains the circuit represented on figure The next theory will treat memories.


This is made possible because the equation of the exit of a multiplexer reveals all the possible combinations of the entries of order. The two groupings and D give us the following equation of S1: The stitching and the logic diagram of this circuit are given on figure 41, while figure 42 gives its truth table.

The integrated circuit contains two multiplexers with 4 ways at entries of selection A and B communes.

Forms maths Geometry Physics 1. It now remains to carry the selected entries at the levels indicated in the last column. In the table of figure 35, the lines represented in red characters correspond if at least two of the entries of order are on the level H and for which the exit must thus be with the level H.

Static page of welcome. Electronic forum and Infos. One has four switches being able to 7415 connected either to the supply voltage, or with the mass and one wants to know so at least two switches are closed again on the positive tension of food.

Let us carry the entry of validation to state 0: Now let us carry the entry of validation to state 1: One does not find a demultiplexer with 2 ways integrated. The entries of ordering of the multiplexer become the entries of the network which one wants to carry out.


To contact the author. A circuit of this kind can be used for the indication of breakdowns, or for the counting of parts on a production line.

Dual 4-Input Multiplexer

Use of a decoder out of demultiplexer. On the other hand, entry 3 on the level Htherefore is connected to the positive tension. Satasheet exit of the circuit is brought to the level H when at least two of the reversers are commutated on the positive tension.

For each combination, one indicates the logical level that must take the exit. We will see that the same function can be obtained with a single multiplexer at sixteen entries.

Let us examine simplest of the demultiplexers, that with 2 ways. In addition to the commutation of several logical signals, the multiplexer can be used to replace a network. Otherwise, it is necessary to turn to the demultiplexer integrated into 4 ways: The diagram symbolic system and the mechanical equivalent of a demultiplexer with 2 ways are presented at figure The not selected exits position with state 1. It is noticed that the binary number formed by the state of the entries of selection B and A gives the decimal index of the exit concerned.