HIP datasheet, HIP pdf, HIP data sheet, datasheet, data sheet, pdf , Intersil, Driver, Full Bridge FET, No Charge Pump. HIP 80V/A Peak Current Full Bridge Fet Driver. The is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, available in HIP Data Sheet. FN CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

Author: Mazuzil Zolojora
Country: Bhutan
Language: English (Spanish)
Genre: Education
Published (Last): 21 July 2005
Pages: 20
PDF File Size: 14.20 Mb
ePub File Size: 11.49 Mb
ISBN: 876-4-74665-268-7
Downloads: 77841
Price: Free* [*Free Regsitration Required]
Uploader: Kazranos

DIS – Lower Outputs. Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. Times of Typically 15ns.

D, D1, and E1 dimensions do not include mold flash or protrusions. The HIP does not contain an internal charge. The HIP is a medium frequency, medium voltage.

Minimum Input Pulse Width. Mold flash or protrusions shall not exceed 0. E and e A are measured with the leads constrained to be perpendic. HIP’s reduced drive current allows smaller packaging. Chip negative supply, generally will be ground.

Upper Turn-off Propagation Delay. The chamfer on the body is optional. If BHI Pin 2 is driven high or not connected. DEC seating plane gauge GS – 3. Voltage on V SS. Logic level input that when taken high sets all four outputs low. Logic level input that controls BLO driver Pin High Level Input Voltage. Dimension “D” does not include mold flash, protrusions or gate. Connect cathode of bootstrap. Lead Temperature Soldering 10s. DIS – Upper Outputs. X signifies that input can be either a “1” or “0”.


Mold flash, protrusion and gate burrs shall not exceed.

HIP datasheet, Pinout ,application circuits 80 V/ A Peak Current Full Bridge FET Driver

Logic level input that controls ALO driver Pin yip4082 Bootstrap Capacitor when Pulled Low. This set of features and specifications is optimized for. The lead width “B”, as measured 0. Similar to the HIP, it has a flexible input protocol for.

80 V/1.25 A Peak Current Full Bridge FET Driver

Full Bridge Power Supplies. Drives pF Load in Free Air at 50? Output Pulse Response to 50 ns Input Pulse. Positive supply to control logic and lower gate drivers. Low Level Output Voltage. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. A High-side Bootstrap supply. All voltages are relative V SS unless otherwise specified. Terminal numbers are shown for reference only.

Supply Voltage, V DD. Intersil Corporation’s datashete certifications datasheeet be viewed at www. Metric dimensions, the inch dimensions control. Lower Turn-on Propagation Delay. Intersil products are sold by description only. The pin can be driven by signal levels of 0V to.


High Level Output Voltage. All other trademarks mentioned are the property of their respective owners. Logic level input that controls BHO driver Pin Disable Turn-on Propagation Delay. Intersil Pb-free products employ special Pb-free material. When DIS is taken low the outputs are controlled by the other inputs.

Information furnished by Intersil is believed to be accurate and. A High-side Source connection. Copyright Harris Corporation For information regarding Intersil Corporation and its products, see www.